

CDF Operations

Steve Hahn
November 22, 2004
All Experimenters' Meeting



Schedule

- ► Monday, November 15:
 - ➤ All cards and transition cards in BSW crates; most tested, some minor work and checkout remains
 - ➤ 24/7 process system tech coverage begins
 - ➤ Tevatron ramping and cold
 - ➤ Continuing hardware EVB tests; L2 tests
- **►** Tuesday, November 16:
 - ➤ CDF alarms tests; power outage due to flammable gas alarm test—OK, took some time to recover
 - ➤ L3 tests; pulsar tests
- ► Wednesday, November 17:
 - ➤ Solenoid on overnight with full field and under full HV with Ar/CO₂
 - ➤ Pull NE arch to attempt repairs on CMU on 14W (HV input cable snapped and replaced, now OK) and 08W (HV cable between modules unplugged, so far no good)
 - ➤ On pushing NE arch back in, crush CCR (central crack chamber) between 17W and 18W on NW arch




Schedule

- ► Thursday, November 18:
 - ➤ Pulled SW arch out again, replaced 17W CCR in situ, put arch back in
 - ➤ Solenoid LCW pump and valve work
 - ➤ VRB (data concentrators) load balancing
 - **L**ow β quad testing overnight (SA keys back)
 - ➤ Start flushing COT to return to Ar/ethane
- Friday, November 19:
 - ➤ Several MVME 5500s (faster VME crate processors) installed; testing in progress
 - ➤ Low β quad/power supply/interlock testing over weekend (SA keys back)
- ► Saturday, November 20:
 - ➤ Resume cosmic ray running with field on and COT at full HV and full recirculation
 - ➤ Continuing L2, L3, EVB testing
- ► Sunday, November 21:
 - ➤ Fell back to backup SVX chiller; regulation problem in default chiller
- ► Wednesday, November 23:
 - ➤ CDF goes to controlled access @ 1100



Preparing for higher luminosity

- Attacking bandwidth issues on many fronts:
 - ➤ New "parallel" CSL (consumer server logger) raises data-logging limit from 20 Mb/s to > 30 Mb/s
 - Hardware EVB (event builder) testing and improvements in progress
 - Contingency trigger tables being worked on—attempt a solution which is not solely reactive
 - ➤ L3 farm improvements—from 206 nodes (many ≤1 GHz dual P3s) to all rack-mounted (≥1.6 GHz dual P4s; new nodes dual 3.2 GHz dual Xeons), 20% speed improvement



New L3 Display